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Abstract - Based on careful calibration in respect of 
70nm Mype strained Si channel SZiiGe modulation 
doped FETs (MODFETs) fabricaied by Daimler 
ChrysIer, numerical simulations have been used to study 
the impact of the device geometry and various doping 
straiegies on device performance and Iineariw. The 
devicegeometry is sensitive to both IW performance and 
device linearify. Doped channel devices are found to be 
promising for high linea@ applications. Trade-off 
design strategies are required far reconciling the 
demands of high device performance and high Iineariry 
simultaneously. The simul&’ons aIso suggest that gate 
lengih scaling helps to achieve higher RF performance, 
but decreases the Iinearig. 
I. INTRODUCTION 
High mobility Si/SiGe MODFETs have been widely 
studied for high frequency and low-noise applications. 
Similar to their 111-V counterparts, the Si/SiGe MODFETs 
have a strained channel which enables high mobility and 
high sheet carrier density. Moreover, the compatibility of 
Si/SiGe MODFETs with existing Si technology makes 
them promising candidates for systemon-chip 
applications. 10Gnm Si/SiGe MODFETs with cut-off 
frequency, fn of 74GHz and maximum oscillation 
frequencies, fmm of 158GHz at room temperature, have 
been successfully demonstrated [I], [2]. However, little 
work bas been done to optimize such devices for 
communication applications, bearing in mind that power 
amplification for wideband communications requires high 
linearity to minimize the intermodulation distortion. 
In this paper, we use numerical simulations to 
optimize the Si/SiGe MODFET device architecture for 
high linearity RF applications. The simulations are based 
on extensive calibrationin respect of a 70nm n-type buried 
strained Si channel SUSiGe MODFET fabricated by 
Daimler Chrysler. The linearity bas been found to be 
sensitive to the doping strategy, the vertical layer structure 
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and the lateral device design. In agreement with previously 
published work on 111-V HEMTs [3], we have found that 
the doped channel devices have better linearity compared 
to their sidedoped counterparts. However, the channel 
doping reduces the mobility resulting in lower drive 
current, along with reduced transconductance and RF 
performance. This requires a careful trade-off design 
balancing betweenhigh RF performance and high linearity. 
We have also carried out a scaling study based on our 
previous work [4]. The simulations show that the proper 
scaling results in improved RF performance, but has a 
negative impact on the linearity. 
11. SIMULATION METHODOLOGY 
Simulations are carried out using the driftdiffusion 
device simulator MEDIC1 [SI. A time domain approach 
has been used to extract the RF performance [q, [7]. As a 
figure of merit fortbe linearity of investigated devices, we 
have adopted a classical approximation of PIP3, which 
represents the input signal power leading to excess 
third-order intermodulation [E]: 
PIP3=&, (1) 
gm2Rs 
where g, is the transconductance, g d  is the second 
derivative of g,  in respect of the gate voltage YE), and
R,=SOn is the load resistance. 
Possion-Schriidinger solutions have been used to 
understand properly aspects of the device operation related 
to quantum confinement in the channel. Comprehensive 
calibration in respect of 70nm n-type SUSiGe MODFETs 
fabricated by Daimler Chrysler precedes the simulation 
study. The calibration methodology has been published 
elsewhere U]. The layer stack of the calibrated 7 h m  
MODFET was grown by molecular beam epitaxy (MBE) 
on a graded Sio.ss~o.4s  virmal substrate grown by low 
energy plasma enhanced chemical vapor deposition 
(LEPECVD). The layer sequence (from bottom to top) of 
the calibrated device is: a p e  substrate withpIOOK2cm; a 
relaxed SiGe buffer with linearly graded Ge content up to 
45%; a 5nm SiGe supply layer with a dopant concentration 
o f 2 . 5 ~ 1 0 ~ ~ c m ” ;  a 3.5nm SiGe spacer; the 9nm strained Si 
channel; a 3nm SiGe spacer; a Snm SiCe supply layer with 
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a doping level of 1.m I0"cm;'; a 6nm SiGe cap layer and a 
2nm Si cap layer. The T-shape A O t  gate is located with a 
source-gate distance of L8,=U.Spm while the total 
drain-source distance is L&=l.Opm. 
Fig. 1 which shows the 1 ~ 4 ' ~  characteristics 
demonstrates good ageement between measurements and 
simulations. The slight discrepancies at high VD can be 
attributed to self-heating effects which are not included in 
our simulations [9]. 
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Fig. I .  ID-Vc characteristics of simulated and experimental 
data. 
High mobility undoped channel MODFETs aiming 
for the high frequency applications require high sheet 
camer density and good control of the gate on the channel. 
However, the achievement of high linearity requires 
widening of the operating range of the gate control. 
Therefore, for high linearity applications, aspects of the 
design which generate high channel mobility can be 
sacrificed to balance between the high linearity and high 
speed designs. 
In this work, the traditional side doping strategies 
aiming for high mobility in the mdoped channel are 
combined with various channel doping scenarios to 
investigate the impact on linearity. Three different devices 
with identical layer structures have been studied in this 
paper. Structure A is the original MODFET used in the 
calibration pmcess, with double side SiGe doping layers 
and an undoped channel. Structure B is the MODFET with 
a reduced side doping above the channel compensated by 
an equivalent amount of channel doping, Ix1018cm-'. 
Structure C is the doped channel FET (DCFET) without 
side doping and with a channel doping, 6 ~ 1 0 ' ~ c m ~ ~ .  The 
channel doping is limited in thecentral 5nm ofthe channel. 
III. IMPACT O F  THE DEVICE GEOMETRY 
In the investigation of SUSiGe MODFETs, 
improving the performance necessitates the optimization 
of device geometry in order to achieve better quantum 
confinement and good modulation efficiency, resulting in 
high density and high mobility of the carriers in the 
channel. However, the existence of low-mobility parasitic 
conduction paths in these devices limits the device 
performance andrangeofoperation. Athighcurrent levels, 
the camer density in the low mobility slab doping layers 
above the channel increases, screening further modulation 
of the channel carrier concentration, which in turn limits 
the device linearity and also degrades device performance. 
The gatetosfiannel distance is the key parameter 
which affects the gate control on the conduction layers. 
The decrease of the gate-toshannel separation helps to 
achieve high transconductance and better RF performance 
[4]. However, small gate-toshannel separations degrade 
device linearity by compressing the transconductance. As 
shown in Fig. 2, the devices with small gate-toshannel 
separations have lower PIP3 representing worse linearity 
performance, while having enhanced transconductance. 
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Fig. 2. The device PIP3 and transconductance (the inset) 
characteristics with different gate-toshannel distances. 
The lateral device design also affects the linearity. 
The sourcedrain distance in the devices investigated is 
larger than the physical gate length in order to reduce the 
gate-tosontact parasitic capacitances, and increase the 
breakdown voltage. The transconductance is sensitive to 
the changes of lateral dimensions as they affect the series 
resistance. The source series resistance changes the shape 
of the 1 . d ~  characteristics and therefore affects the 
linearity. Fig. 3 shows that although increasing the 
source-gate separation degrades the transconductance and 
drive current, it flattens the transconductance 
characteristics and does help to improve linearity. 
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Fig. 3. The device PIP3 and transconductance (the inset) 
characteristics with different Lgp 
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IV. CHANNEL DOPING STR4TEGlF.S For FIX-type amplifiers under small signal operation, 
distortion related to nonlinearities in the transconductance, 
Parallel parasitic c d e l  conduction of the g,, is complemented by distoaions associated with 
MODFETs is the major factor that affects linearity. The nonlinearitiesin the coupling capacitances,Cr,,Cpd andCm. 
carriers supplied by the side doping layers may move from From transient simulatiow we have extracted and 
the channel to the low mobilitvnarasitic conductionnath at compared the voltage dependence of these intrinsic -. 
high gate voltages, which narrows the transconductance 
peak and reduces the linearity. 
Existing work on Ill-V HEMTs bas suggested that 
the introduction of channel doping improves linearity 131. 
Transferring this idea into the Si/SiGe MODFETs, we also 
expect an increased linearity due to the doped channel. 
Compared with the side doped devices, the carriers in the 
doped channel devices stay in the channel for large gate 
voltages, which flattens the transconductance 
characteristics and improves the linearity, as illustrated in 
Fig. 4. 
small-signal equivalent circuit parameters [4] (see Fig. 6) 
between structure A (MODFET, see table I )  and structure 
C (DCFET). It can he seen from the Fig. that in a large 
operation range, the capacitances of structure C are more 
linear than that of structure A, which contributes to the 
high linearity ofdoped channel MODFETs. 
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rm mum* 
anm"d=mnm) Fig. 6. The comparison of intrinsic capacitances between 
structure A (undoped channel MODFET) and structure C 
0.0 1.0~10' 2.0X104 3.Ox1O4 (DCFET) at YD=I.SV. 
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However, figures 4 and 5 show that the drive current 
Fig. 4. The comparison of device transconductance and the Peak transconductance of doped channel 
structure A @,doped channel MODFETs are much smallerthan that of undoped channel 
MODFET), structure B (doped channel MODFET) and devices due to the lower mobility within the channel. 
structure C (DCFET). Although the doping in the channel provides a high sheet 
carrier density, the mobility is significantly lower than that 
Of the undoped channel due to strong ionized impurity 
scattering. Using a 1-D Poisson solutioq Table I compares 
the sheet Camer densities, n,, in the channel, drain current, 
ID, transconductance, &, intrinsic capacitance, C,,+Cgd, 
and intrinsicfr at Y&.4V. Even with a much loweredg,, 
the doped channel MODFET achieved relatively high fn 
(ihinsicf)  because of reduced gate capacitance C,+C,. 
TABLE 1 
COMPARISONS OF SHEET CARRIER DENSITY IN THE 
CHA"EL~,(~L~" an"), I,(xIo~A~),~. (m~/m),  
INTRINSIC CAPACITANCE O A N D  I"SIC/,(GHZ) 
B E "  THE DOPED AND UNDOPED CHANNEL MODFET S 
Fig. 5 shows that the linearity of doped channel 
devicesis distinctly improved compared to that ofundoped 
channel devices, while the undoped channel devices have 
higher drive current. 
I ID I g m  I c*s+crd I h 
18 I 2.8 I 231 I 27.7 I 83.8 
11.91 11.4 1156 118.9 169.7 
i .oxia4 i . 5 ~ 1 0 ~  2.0~10' 2 . m ~ ~  3.0xio4 
v. THE IMPACT O F  SCALING Io (AhnlcmnJ 
Fig. 5 .  The comparison of PIP3 between structure A When device is k-ly scaled, the 
MODFET) and structure C (DCFET). 
MoDFEn, structure (doped channel performance is improved, as illustrated in Fig. 7. In the 
simulations, the drain voltage, V,=1 SV, the mobility and 
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the saturation velocity are assumed to be the same during 
scaling. Nevertheless, 2-D effects due to lateral dimnsion 
scaling mainly associated with DIBL affect the threshold 
voltage and subthreshold slope and increase the off-state 
current. During the gate length scaling, the intrinsic gate 
capacitance C,+Cd is monotonically reduced. The 
transconductancestarts to decrease atLZ=-9(btm [IO] (see 
Fig. 7 and the inset), which is due to poor gate control over 
the channel and parasitic conduction layers. Considering 
the expected velocity overshoot in very short channel 
devices, the RF performance should be improved more 
than OUT prediction in Fig. 7 which is based on drift 
dif€usion simulations with a constant saturation velocity 
PI. 
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Fig. 7. The intrinsic fr and capacitance characteristics of 
different gate length; the inset is the transconductance 
characteristics (both at VD=I.SV). 
Unfortunately, the gate length scaling doesn’t help us 
to achieve better linearity. For conventional CMOS 
devices [Ill, PIP3 starts to decrease when the device is 
scaled into the deep submicron regime and eventually rises 
at very smaU gate length (<I  O h m ) .  In OUT simulations, the 
modulation doped device behaves similarly to the 
traditional MOSFET, as illustrated in Fig. 8. 
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Fig. 8. The device PIP3 characteristics with differentLe 
In the simulations, we have preserved the vertical 
stmcture, the mobility, series resistance and saturation 
velocity during the scaling. If the vertical scaling is also 
considered, P.F performance may be increased even more 
[41, while device linearity will he decreased due to smaller 
gate-to-channel separation. 
VI. CONCLUSION 
We have studied the W performance and the 
linearity in various Si/SiGe MODFETs architectures. The 
gate-to-channel separation and gate to sourcehirain 
distances were found to have significant but opposite 
effects on device performance and linearity. The doped 
channel deviceexhihits the best linearity but at the expense 
of reduced drive current, transconductance and RF 
performance. The simulations also show that scaling helps 
to improve RF performance, but slightly reduces the 
device linearity. Trade-off designs are necessary for 
specific RF and/or high linearity applications. 
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